Abstract-Timing jitter is one of the most significant phase-locked loop (PLL) characteristics, which directly affects the performance of the system in which the PLL is used. It is, therefore, important to develop the tools necessary to study and predict PLL jitter performance at design time. In this paper a discrete-time, linear, periodically time-variant integer-PLL model for jitter analysis is proposed, which accounts for the periodically time-varying effect of noise injected into the loop at various PLL components, such as VCO, charge pump, VCO buffer, VCO control node, and divider. The model also predicts the aliasing of jitter due to the downsampling and upsampling of the jitter signal around the PLL loop. Closed-form expressions are derived for the output jitter spectrum and match well with results of event-driven simulations of a third-order PLL.
the continuous-time, linear time-invariant model, which are discussed below.
The issue with the continuous-time approach is that it fails to capture the frequency aliasing on the PLL output jitter spectrum, which can occur when the divide ratio of the PLL is larger than unity. When the divide ratio is larger than unity, then the divide-by-circuit essentially acts as a downsampling block by outputting one out of every transitions of the PLL output clock. When analyzing the PLL in discrete-time, this situation corresponds to downsampling and upsampling of the discrete-time jitter signal around the PLL loop. As a result of the downsampling/upsampling process, the jitter signal may get aliased. In order for such an effect to become apparent, it is necessary to consider a discrete-time model of the PLL. Even though discrete-time PLL models exist in the literature, they either only consider PLL circuits with a frequency multiplication factor equal to one [7] [8] [9] [10] or model the divide-bycircuit simply as a phase divider [11] [12] [13] . As explained above, neither of these approaches captures the jitter aliasing effects in a general integer-PLL. In [14] , the feedback divider is modeled as a moving-average filter, which also masks the jitter aliasing effect. In [15] , the effect of frequency folding is considered when calculating the phase noise contribution of a divider in a PLL, but only in the case of white noise with a constant power spectral density.
The issue with the time-invariant approach is that it does not consider the effect of the periodically time-varying (PTV) nature of the PLL system on the output jitter. It is known that the mechanism, which converts the supply/substrate and device noise produced at PLL components like voltage-controlled oscillator (VCO), charge pump, VCO output buffer, and divider into noise injected into the PLL loop, is not time-invariant, but rather periodically time-varying. This PTV mechanism has been examined in the literature in the case of standalone circuits, such as general oscillators [16] [17] [18] , ring oscillator VCOs [19] [20] [21] and mixers, samplers, and logic [17] , [18] . In [16] , a general approach is developed based on the concept of the Impulse Sensitivity Function (ISF), which quantifies the effect of the periodically time-varying nature of oscillators on phase noise. However, limited attempts have been made to develop a PLL model that deals with the PTV effect of the noise injected into the PLL loop. In [22] , [23] , cyclostationary approaches to PLL jitter analysis due to substrate noise coupling are presented. The investigation is mainly about substrate noise coupling through the VCO and limited theoretical analysis is presented. The analysis in [24] , [25] also concentrates on the effect of periodicity on the VCO phase noise, and it does not address the effects on the charge pump current noise, VCO buffer phase noise or other noise sources. Furthermore, the analysis is based on the specific circuit topology for the VCO stages, which somewhat limits its scope. By generalizing the circuit-independent description of the periodically time-varying nature of VCOs introduced in [16] to other PLL components, a more general study of the effects on PLL jitter can be made. This can be especially useful, since the ISF of PTV circuits can be efficiently extracted using simulators like SpectreRF™ [18] , [26] , [27] . In [27] , [28] an extensive analysis of the contributions of various PLL components on PLL output jitter is presented, which is accompanied by several examples of PLL block implementations in Verilog-A [29] . However, neither the analysis nor the Verilog-A implementations include phase information about the noise waveforms, which is necessary for a PTV analysis.
This paper presents an extension of PLL jitter theory, which accounts for the effects of aliasing in the PLL loop and also provides a general approach to incorporate the periodically time-varying nature of PLL blocks in the jitter analysis [30] . Section II develops the discrete-time, linear, periodically time-variant jitter model for the third-order PLL. This is accomplished in three steps: First, the discrete-time equations, which describe the individual PLL components, are derived in Section II-A. Then, the PTV mechanism, which converts supply or device noise to PLL loop-injected noise, is described for the VCO, charge pump, VCO output buffer, VCO control node, and divider, and the spectral characteristics of the resulting noise sources are derived in Section II-B. To complete the model, the transfer functions from the various noise sources to the output jitter are calculated for the discrete-time PLL model in Section II-B1. The theoretical results are verified using Verilog-A behavioral simulations of third-order PLL circuits in various noise scenarios in Section III.
II. DISCRETE-TIME, PERIODICALLY TIME-VARIANT PLL MODEL
This section develops the discrete-time, linear, periodically time-variant model for a third-order PLL. Fig. 1 shows the discrete-time model of the third-order PLL used in the subsequent analysis along with the main PLL noise sources. The divide-by-component is modeled as a downsampling-byblock. The upsampling block introduces zeros between successive pulses of charge pump current. This block does not correspond to a physical circuit in the PLL. Instead it models the fact that the charge pump is activated only once every PLL clock cycles, in order to adjust the VCO control voltage, while it remains off during the rest of the time. The combination of the downsampling and upsampling blocks keeps the sampling frequencies consistent around the PLL loop. The block diagram also shows the noise signals that are introduced at the various PLL components. Table I summarizes the main PLL parameters that are used in the following analysis.
A. Discrete-Time Equations for PLL Components
This subsection derives the discrete-time transfer functions for the various PLL components in Fig. 1 . It should be noted that the Fourier transforms shown in the following are periodic functions with period equal to . The digital angular frequency is defined in the interval and relates to the analog frequency through the equation , , where is the sampling frequency. The output spectrum of the downsampling-by-block is related to its input spectrum through the following equation [31] :
The output spectrum of the upsampling-by-block is related to its input spectrum as follows [31] :
(2) Fig. 2 graphically depicts the relationship between input and output spectra for the downsampling and upsampling blocks.
The conversion gain of the combination of the phase-frequency detector (PFD) and the charge pump is given by [8] (3)
The discrete-time transfer function of the combination of the loop filter and VCO is obtained through the impulse-invariant transformation technique [8] , [12] and is equal to (4) where the coefficients are given by the following equations:
In the above expressions, is the frequency gain of the VCO in Hz/V, is the period of the PLL output clock and is the nominal buffer delay. The parameters , , are as shown in Fig. 1 . The details of the derivation are shown in Appendix A.
Finally, the discrete-time transfer function of the output buffer is all-pass and given by (8) The delay of the buffer is taken into account in the derivation of above.
B. Periodically Time-Varying Behavior of PLL Blocks
The periodically time-varying mapping of supply/ground and device noise from various PLL components into noise injected into the PLL loop can be described by generalizing the concept of the "Impulse Sensitivity Function" (ISF) [18] , [30] . The concept of the ISF was introduced by Hajimiri and Lee [16] to describe the effect of the periodically time-varying nature of VCOs on phase noise. The following subsections describe how the noise at the VCO, charge pump, VCO buffer, VCO control node, and divider can be modeled using the generalized ISF concept: 1) VCO: Fig. 3 explains the ISF concept in the case of device noise injected into a standalone VCO. Assuming that the injected noise is a current impulse, it will produce a step response in the VCO phase, because the momentary phase disturbance produced by the current impulse circulates around the VCO stages ad infinitum. The magnitude of this step response is dependent on the time instant within a VCO oscillation period, at which the current impulse is applied. A similar response is produced by a voltage impulse on the VCO supply.
The phase impulse response of a standalone VCO to either supply or device noise is given by the following expression: (9) where is the time instant at which the noise impulse is applied and is the step function. For low noise levels is approximately a periodic function with period equal to that of the VCO oscillation, and whose value at is the magnitude of the phase step produced by the noise impulse. The function is the ISF of the VCO and can be written as (10) where denotes one period of the ISF, see Fig. 3(c) . The phase response of the VCO to an arbitrary noise disturbance can then be approximated by the following superposition integral for low noise taking into account the periodicity of the ISF (11) where denotes the supply or device noise waveform. Fig. 4 shows one period of the ISFs that correspond to supply and device noise of a VCO designed in 0. 13 CMOS. The ISFs were extracted using transistor-level simulations for a VCO comprised of 4 differential stages and operating at 2 GHz by measuring the magnitudes of the phase steps when applying impulses on the VCO supply or internal nodes at different instances during the VCO period. As mentioned above, the ISFs can also be extracted efficiently in some simulators, such as SpectreRF [18] , [26] .
Using the above equations, it is possible to derive the spectrum of the noise injected into the PLL loop for some important types of supply or device noise, such as impulse, step, or sinusoidal: a) Impulse function: Let the supply or device noise be a deterministic impulse function given by where with and integer. Then, from (11), the VCO output phase is where is the step function. Hence, the discrete-time Fourier transform (DTFT) of the injected phase noise into the PLL loop at the output of the VCO is (12) where the DTFT of . b)
Step function: Let the supply or device noise be a step function given by where with and integer. It can be seen from (11) that the first time difference of the VCO phase step response can be written as (13) where and . Therefore, the DTFT of the VCO phase response to the step input is (14) where the DTFT of . It should be noted that this analysis can also be used to model finite-duration pulse noise functions of the form or piecewise constant noise functions. Due to the linearity of the DTFT, the resulting noise spectrum will be the sum of the individual spectra. c) Sinusoidal function: Let be a deterministic sinusoidal function given by . The DTFT of the VCO noise injected into the PLL loop can be shown to be (see Appendix B) (15) where
From (15)- (18) it can be seen that the phase relationship between the sinusoidal input and the impulse sensitivity function of the VCO may affect the magnitude of the factors and , which in turn may affect the magnitude of the periodic jitter at the output. The effect of the finite duration of the sinusoidal noise in simulations is considered in Appendix B.
2) Charge Pump:
A similar approach using the generalized ISF concept can be used to model the periodically time-varying effect of the charge pump supply or device noise on the output current of the charge pump. Fig. 5 gives a graphical interpretation of the charge pump ISF concept in the case of supply voltage injected into a stand-alone charge pump. The noise current response can be approximated by an impulse function, whose magnitude is determined by the time integral of the current response. This is in contrast to the VCO case, where the phase impulse response was approximated by a step function. Therefore, in contrast to the VCO case, the charge pump noise accumulates over a single reference clock period. Fig. 5(c) shows that the noise current response is approximately constant during the ON period of the charge pump and is approximately zero otherwise. When the charge pump is ON, the noise current impulses are constant and when the charge pump is OFF, the current impulses are zero. The charge pump ISF due to device noise has similar shape.
From the preceding discussion, the ISF-based model for the charge pump is as follows. For low noise levels, the charge pump ISF is approximately a periodic function with period equal to the reference clock period , so it can be written as (19) where is one period of the ISF as shown in Fig. 6(b) . The additive noise to the current at the output of the charge pump accumulates approximately over a single period. Therefore, the charge pump output noise current can be approximated by the following superposition integral for low noise and taking into account the periodicity of the ISF: (20) Using (20), we can determine the current noise spectrum at the charge pump when the supply or device noise is impulse, step, white, or sinusoidal: a) Impulse function: Let the supply or device noise signal be a deterministic impulse function given by where with and integer. Then from (20) , the noise current at the output of the charge pump is (21) Hence, the Fourier transform of the injected noise to the PLL loop at the output of the charge pump is
Step function: Let the noise signal be a step function given by where with and integer. It can be seen from (20) that the current step response can be written as (23) where and . Therefore, the DTFT of the current response to the step input is (24) where the DTFT of the step function . c) White noise: Let the noise signal be random white noise with power spectral density . Then from (20) it can be seen that the samples form an independent, identically distributed (i.i.d.) sequence. The variance of each sample is (25) The power spectral density (PSD) of the injected noise to the current at the output of the charge pump is therefore [33] (26) d) Sinusoidal function: Let the noise signal be a deterministic sinusoidal function given by . The DTFT of the charge pump current noise injected into the PLL loop can be shown to be (see Appendix B) (27) where (28) (29a)
From (27)- (30) it can be seen that the phase relationship between the sinusoidal input and the impulse sensitivity function of the charge pump may affect the magnitude of the factors and , which in turn may affect the magnitude of the periodic jitter at the output.
3) VCO Buffer: The ISF concept can be used to model the periodically time-varying effect of the VCO buffer supply or device noise on the output phase of the VCO buffer. Without loss of generality we assume that the VCO buffer delay is less than the VCO period, which is the case in most practical designs. Fig. 7(a) shows one period of the extracted buffer ISF due to supply voltage noise. The buffer contains two stages and has nonzero ISF only during the time that the signal propagates through the buffer. The buffer ISF due to device noise has similar shape.
For low noise levels, the VCO buffer ISF can be approximated by a periodic function with period equal to the VCO period as follows: (31) where is one ISF period, see Fig. 7 (a). As in the charge pump case, the noise accumulates only during a single period , and therefore the jitter at the buffer output can be written as
Following a parallel analysis as in the charge pump case, the spectrum of the phase noise injected into the PLL loop at the buffer output can be found for the following noise types [32] : a) Impulse function: Let the device or supply noise signal be a deterministic impulse function given by where with and integer. The DTFT of the injected noise to the PLL loop at the output of the buffer is 
The same considerations discussed in Appendix B regarding the finite duration of the sinusoidal noise in simulations also hold here.
4) VCO Control Node:
It is assumed that the coupling noise on the VCO control node is due to current noise injection, as shown in Fig. 1 . The effect of this current noise is the same as that of the charge pump current noise, if the charge pump ISF is equal to unity. Thus, the DTFT of the VCO control node current noise injected into the PLL loop is given by the same analysis and equations as in the charge pump case, where it is assumed that the ISF is constant and equal to . It should be noted that unlike charge pump current noise, the VCO control node current noise is not upsampled. Hence, the noise transfer function is different, as shown in Section II-B1.
5) Divider:
The extracted divider ISF due to supply noise is shown in Fig. 7(b) . The divider is implemented as a ripple counter and the divide ratio is 8. As in the buffer case, the divider accumulates noise only during one reference clock period . The noise calculations can be derived from the buffer case by substituting with and with .
C. Closed Loop Noise Transfer Functions
In order to complete the PLL jitter model, it is necessary to calculate the closed-loop transfer functions from the reference clock, charge pump, VCO, and the other noise sources to the PLL output. The corresponding calculations are presented in Appendix C.
In the case when the noise source is the reference clock jitter, the spectrum of the PLL output jitter is given by the following expression (Appendix C): (39) where (40) is the forward gain of the PLL with , , as defined in Section II-A. The quantity is the reference clock jitter spectrum. Equation (39) indicates that spectral images will be present at the output jitter spectrum due to upsampling of the input noise, as shown by the term . The transfer function from the charge pump current noise to the output jitter is given by the following expression:
where is given by (40). In the case of VCO noise, the output jitter is given by the following expression:
(42) where as defined above and the VCO noise spectrum. In this case the jitter aliasing is apparent due to the term. The output jitter due to VCO buffer noise is given by (43) The output jitter due to the current noise injected into the VCO control node is given by (44) Finally, the PLL output jitter due to the divider jitter is calculated in the same way as in the case of the reference clock jitter and is given by (45) Since the PLL model is linear, superposition applies when more than one types of noise are present.
III. SIMULATION RESULTS
This section presents results from event-driven behavioral PLL simulations using Verilog-A by Cadence [29] . The outputs of the Verilog-A simulations are compared to the results from the theoretical expressions derived in Section II. Two simulations of the PLL are performed, one without any external noise sources and the other with the external noise source to be analyzed. The zero crossings of the PLL output clock in the quiet simulation are subtracted from the corresponding zero crossings of the noisy simulation. The resulting waveform is the excess jitter signal, which corresponds to the external noise source alone. The PLL parameters used in simulations are shown in Table I .
The PLL blocks are implemented in Verilog-A and incorporate the ISF functions-or approximations thereof-that were derived from circuit-level simulations in Section II. This allows the effect of the supply or device noise sources to be dependent on their phase relationship to the PLL output clock and other signals.
As an example of the implementation of the PLL components, Appendix D shows the simplified Verilog-A code corresponding to the VCO. The phase of the VCO is computed as the sum of two terms. The first is simply the integral of the frequency as a function of time and corresponds to the case of a noiseless VCO. The second term is the integral of the VCO noise waveform weighted by the VCO impulse sensitivity function. When the total phase reaches multiples of , a transition of the VCO voltage waveform occurs (either low-to-high or high-to-low). The form of the ISF function is based on Fig. 4 . E.g. for VCO supply noise, the ISF function used in the simulation is a sinusoid with a dc value. The frequency of the sinusoidal part of the ISF is the VCO frequency (assuming 4 VCO stages, as shown in Fig. 4) .
The charge pump output current is implemented as the nominal current plus the current noise term, which is equal to the noise waveform multiplied by the charge pump ISF. The ISF value during the pull-up or pull-down operation is assumed constant, as in Fig. 6(b) . Similar implementation of the ISF is used for the rest of the PLL components. It should be noted that any ISF shape can be implemented in the Verilog-A model and used in the numerical calculations.
A. Reference Clock Jitter
In order to verify the PLL model developed in the previous sections, we first apply sinusoidal jitter on the PLL reference clock. Fig. 8 shows the normalized PLL output jitter spectrum with 190 MHz sinusoidal jitter applied on the reference clock, i.e., the zero-crossing instances of the reference clock are modulated by a sinusoidal perturbation of frequency 190 MHz. The reference clock frequency is 200 MHz and the divide ratio is , so that the PLL clock frequency is GHz. The theoretical plot is obtained by using (39) for the PLL loop behavior. The simulation plot is obtained by calculating the FFT of the excess jitter signal. The PLL jitter in Fig. 8 is normalized with respect to the magnitude of the sinusoidal reference clock jitter. The various spurs that appear in the spectrum can be justified as follows: The PLL jitter spectrum is periodic with a frequency equal to 1 GHz and it is also symmetric around dc. Therefore, the spectrum is fully characterized by its content in the frequency range from dc to 500 MHz as shown in Fig. 8 . The reference clock jitter at 190 MHz is sampled at the reference clock frequency of 200 MHz and therefore it is aliased back to a spur at MHz. According to (39), the reference clock spectrum is upsampled by a factor of , in order to produce the PLL output spectrum. Therefore, the following spurs appear in addition to , as predicted by (39) and shown in Fig. 8 :
MHz for The presence of additional spurs cannot be predicted by a continuous-time PLL model. The agreement in the magnitudes of the main spurs (10 MHz) between simulation and theory is within 2%. The agreement in the magnitudes of the secondary spurs is within 25%. It should be noted here that the finite simulation time is taken into account in the analysis by multiplying the sinusoidal noise with an appropriate box function as described in Appendix B. This accounts for the fact that the analytical spectrum is not composed of individual impulse functions. Fig. 9 shows the normalized PLL output jitter spectrum when in-band sinusoidal jitter of frequency 3 MHz is applied on the reference clock. The PLL frequency is again 1 GHz and the divide ratio . In this case, in addition to the spur at MHz, spurs at the following frequencies appear, as shown in Fig. 9 :
MHz for .
B. Charge Pump Noise
In order to verify the PLL model with respect to the charge pump noise, we apply sinusoidal noise on the charge pump voltage supply. The ISF is modeled according to the extracted ISF of Fig. 6(b) , i.e., it is constant while the charge pump is ON and zero while the charge pump is OFF. The output jitter spectrum is calculated by using (71) and (41). Fig. 10 shows the simulation and theoretical results when sinusoidal noise of frequency 7 MHz is applied on the charge pump voltage supply. The divide ratio is and the PLL output frequency is 800 MHz. In addition to the spur at MHz, (41) predicts that there are additional spurs at 193, 207, and 393 MHz, as shown in Fig. 10 . The PLL jitter is normalized with respect to the magnitude of the sinusoidal charge pump supply noise. Fig. 11 depicts graphically the effect of the phase relationship between supply voltage noise and charge pump ISF. The example examines the case where the supply noise is sinusoidal with a frequency that is an integer multiple of the reference clock frequency. In Fig. 11(a) the effect of the supply noise is maximized, while in Fig. 11(b) the effect of the noise is minimized. In order to show the effect of the alignment of the noise waveform to the charge pump ISF, we apply sinusoidal noise of 1 GHz on the charge pump supply. The divide ratio is and the PLL output frequency is 800 MHz, as before. Because the noise frequency is an integer multiple of the reference clock frequency, it can be seen that the accumulated jitter is the same Fig. 11 . Graphical interpretation of the effect of supply noise phase on charge pump current noise. The supply voltage noise is sinusoidal with a frequency that is an integer multiple of the reference clock frequency. Phase relationship to charge pump ISF for: (a) maximum noise; (b) minimum noise. in each cycle, which means that the output jitter response is constant in the time domain. Fig. 12 shows the dc of the normalized PLL output jitter spectrum for two cases. In Fig. 12(b) the noise waveform is shifted by approximately 250 ps with respect to the noise waveform in Fig. 12(a) . We can see that this affects the magnitude of the dc component in the spectrum, which is reduced by approximately 98%. This is an effect that cannot be captured by a time-invariant PLL model, yet is critical to consider in digital applications where most of the noise events are synchronized to a clock and are not time-invariant. Fig. 13 shows the normalized output jitter power spectral density due to white noise on the charge pump supply. The PSD of the current noise injected into the PLL loop is calculated using (26) . The output jitter PSD is calculated using (46), which is derived from (41). The simulation plot is calculated by finding the power spectral density of the excess jitter signal (46)
C. VCO Noise
In order to verify the PLL model with respect to the VCO noise, we first apply impulse noise on the VCO supply at two different time instances as shown in Fig. 14 . The simulation plot is obtained from the FFT of the impulse response, while the theoretical plot is calculated from (42) with given in (12) . Fig. 14 shows the spectrum of the PLL output jitter in the two cases when a VCO supply noise impulse is applied at the maximum and 40% of the maximum of the VCO ISF. Comparing the plots of Fig. 14(a) and (b) shows a change in the magnitude of the jitter spectrum as a result of the periodically time-varying nature of the VCO circuit.
In order to study the aliasing effects of jitter, sinusoidal voltage noise at 190 MHz is applied on the VCO supply at a PLL operating frequency of GHz and divide ratio . The loop bandwidth of the PLL is 9.7 MHz. Fig. 15 Fig . 13 . Normalized output jitter power spectral density due to charge pump white supply noise. The PLL operating frequency is 1 GHz and the divide ratio . shows the PLL output jitter spectrum normalized to the amplitude of the VCO supply noise. The theoretical plot is obtained by using (67) for the input noise spectrum and (42) for the PLL loop behavior. From (42) it can be seen that there are spurs that are predicted by the theory in addition to the spur at the input noise frequency of MHz. From (42) and taking again the periodicity and symmetry of the spectrum into account, these spurs appear at the following frequencies:
MHz for These frequencies are denoted in Fig. 15 . It should be noted here that the jitter spectrum in Fig. 15(a) , which is obtained through simulation, exhibits a harmonic spur at MHz. This harmonic is due to nonlinearities in the simulation process and cannot be predicted by the PLL model, since it is linear. Fig. 15 shows that even when the VCO supply noise frequency is out-of-band (as is the case with wideband supply noise), one of the resulting frequencies can fall in-band, thus potentially affecting the system performance. This behavior cannot be predicted by a continuous-time model. MHz for Fig. 17 illustrates the effect of the phase relationship between supply voltage noise and VCO ISF. The example examines the case where the supply noise is sinusoidal with a frequency that is half of the VCO frequency. Fig. 17(a) and (b) show two extremes of this phase relationship. In order to show the effect of the phase relationship of the noise waveform to the VCO ISF, we apply sinusoidal noise of 500 MHz on the VCO supply. The PLL frequency is again 1 GHz and the divide ratio , as before. Fig. 18 shows the magnitude of the normalized PLL output jitter spectrum at 500 MHz for two cases. In Fig. 18(b) the noise waveform is shifted by 500 ps with respect to the noise waveform in Fig. 18(a) . We can see that this affects the magnitude of the 500 MHz component in the spectrum, which is reduced by approximately 99%. As before, this effect can not be captured by a time-invariant PLL model.
D. VCO Buffer
The ISF of the VCO buffer is modeled as a sinusoidal function with a dc component when the VCO signal edges travel through the buffer and zero otherwise, see Fig. 7(a) . Fig. 19 shows the simulation and theoretical plots when sinusoidal noise of frequency MHz is applied on the VCO buffer supply. The PLL behavior is calculated according to (43). The additional spurs predicted by (43) are the same as in the VCO case and shown in Fig. 19 :
MHz for As in the VCO case, the harmonic spur at MHz present in the simulation plot cannot be predicted by the linear PLL model. 
E. VCO Control Node

IV. CONCLUSION
A discrete-time, linear, periodically time-variant PLL model for jitter analysis is proposed. It accounts for the periodically time-varying nature of PLL components, and also captures the aliasing of jitter due to downsampling and upsampling of the jitter signal around the PLL loop, when the divide ratio is greater than unity. Expressions were derived for the noise spectra injected into the loop by generalizing the mapping concept of the Impulse Sensitivity Function. Capturing these periodically time-varying and aliasing effects is APPENDIX A This appendix presents the derivation of the discrete-time model for the loop filter/VCO combination. The combination of the loop filter and VCO is modeled using the impulse invariant transformation technique [8] , [12] . The idea behind this technique is that in steady-state operation the phase error between the feedback clock and the reference clock at the input of the phase-frequency detector (PFD) is small. Therefore, the corrective current pulses produced by the charge pump are short and can be approximated by weighted impulse functions. Hence, in translating the PLL model from continuous to discrete time, it is only necessary to preserve the impulse response of the loop filter and VCO combination. This process is shown in what follows.
The continuous-time transfer function of the loop filter and VCO in the s-domain is (47) where is the VCO frequency gain and , , are as defined in Fig. 1 . We would like to express the above transfer function in the form Taking into account the nominal buffer delay , the corresponding discrete time impulse response at the time instants , is
The discrete-time Fourier transform of is given by (53) where the coefficients , , are given by (5)- (7).
APPENDIX B
This appendix gives the procedure for calculating the noise spectrum injected into the PLL loop when the noise waveform is sinusoidal. We consider the separate cases of VCO and charge pump below: a) VCO: Let the VCO supply or device noise be a deterministic sinusoidal function given by
. From (11) we have
The quantity in brackets is the DTFT of the sequence , which can be written as (55) where
Therefore, the DTFT of the sequence is given by (57) where satisfies (16) . Using the previous results we have (58) or finally The finite duration of the sinusoidal waveform needs also to be taken into account in the analysis, in order to get better agreement with simulation. Instead of an ideal sinusoid, the supply/device noise waveform should be expressed as (61) where is the box function extending from 0 to . Therefore, the discrete-time noise waveform in (55) is expressed as The quantity in brackets is the DTFT of the sequence . Using the same derivation as in the VCO case, is given by
where , are given by (30) and satisfies (28) . Using the previous results we have (70) where , are given by (29) . As in the case of the VCO, the finite duration of the sinusoidal waveform needs to be taken into account in the analysis, in order to obtain better agreement with simulation. Using a similar analysis as in the VCO case, (70) becomes (71) where , are given by (64).
APPENDIX C
In this appendix the closed-loop transfer functions from the noise sources of Fig. 1 to the PLL output jitter are derived.
In order to calculate the closed-loop transfer function from the reference clock jitter to the PLL output jitter, we remove all other noise sources except in Fig. 1 . The resulting block diagram can be simplified as shown in Fig. 22(a) , where denotes the reference clock jitter, is the PLL output jitter due to reference clock jitter and the transfer function is given by (40). The relationship between the input and output spectrum in Fig. 22(a) is given by (72) The feedback signal is the downsampled version of the output and can therefore be written as
Hence, we get
We let in (74). Then we get the following set of equations by noting that and are periodic with period :
By summing the left and right parts of (75) for , we get
We can solve the above equation for the aliased spectrum
Using (77) in (74), we obtain (39) for the output spectrum due to the reference clock jitter. Fig. 22(b) shows the block diagram used for calculating the transfer function from the charge pump current noise to the output jitter. The quantity is given by (40). The block is due to the fact that the charge pump current noise is weighted by the same factor as shown in the expression for in (3) . Using the same procedure as in the case of reference clock jitter, we obtain (41) for the output jitter spectrum due to charge pump current noise. The charge pump current noise spectrum is calculated in Section II-B for various cases. In order to calculate the closed-loop transfer function from the VCO phase noise to the PLL output jitter, the block diagram of Fig. 23(a) can be used, where the quantity is again given by (40). From this block diagram we get (78) Using a similar process as in the case of the reference clock jitter, we can solve for the aliased spectrum and eventually obtain (42) for the PLL output jitter spectrum due to VCO phase noise [32] . The VCO phase noise spectrum is calculated in Section II-B for various cases. Fig. 23(b) shows the block diagram for calculating the transfer function from the VCO buffer noise to the PLL output jitter. Using the same procedure as previously, the output jitter spectrum due to the VCO buffer noise is given by (43). Fig. 24 shows the block diagram for calculating the transfer function from the VCO control node noise to the PLL output jitter. Using a similar procedure as in the previous cases, the output jitter spectrum due to the current noise injected into the VCO control node is given by (44).
APPENDIX D Fig. 25 shows a simplified version of the Verilog-A code used for the modeling of the VCO. The VCO ISF is modeled as a sinusoid with a dc value, as in Fig. 4(a) .
